

April 2007
UniFET<sup>TM</sup>

# FDP39N20 / FDPF39N20

### 200V N-Channel MOSFET

#### **Features**

- 39A, 200V,  $R_{DS(on)} = 0.066\Omega$  @ $V_{GS} = 10 V$
- Low gate charge (typical 38 nC)
- Low C<sub>rss</sub> (typical 57 pF)
- Fast switching
- · 100% avalanche tested
- · Improved dv/dt capability




### **Description**

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficient switched mode power supplies and active power factor correction.







# **Absolute Maximum Ratings**

Symbol	Parameter		FDP39N20 FDPF39N20		Unit	
V <sub>DSS</sub>	Drain-Source Voltage		200		V	
I <sub>D</sub>	Drain Current	- Continuous (T <sub>C</sub> = 25°C) - Continuous (T <sub>C</sub> = 100°C)		39 23.4	39 * 23.4 *	A A
I <sub>DM</sub>	Drain Current	- Pulsed	(Note 1)	156	156 *	Α
V <sub>GSS</sub>	Gate-Source voltage		±30		V	
E <sub>AS</sub>	Single Pulsed Avalanche Energy (Note		(Note 2)	860		mJ
I <sub>AR</sub>	Avalanche Current		(Note 1)	39		Α
E <sub>AR</sub>	Repetitive Avalanche Energy (Not		(Note 1)	25.1		mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)		(Note 3)	4.5		V/ns
P <sub>D</sub>	Power Dissipation	(T <sub>C</sub> = 25°C) - Derate above 25°C		251 2.0	37 0.29	W W/°C
T <sub>J,</sub> T <sub>STG</sub>	Operating and Storage Temperature Range		-55 to +150		°C	
T <sub>L</sub>	Maximum Lead Temperature for Soldering Purpose, 1/8" from Case for 5 Seconds		300		°C	

<sup>\*</sup> Drain current limited by maximum junction temperature

#### **Thermal Characteristics**

Symbol	Parameter	FDP39N20	FDPF39N20	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	0.5	3.4	°C/W
$R_{\theta CS}$	Thermal Resistance, Case-to-Sink Typ.	0.5	-	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	62.5	62.5	°C/W

# **Package Marking and Ordering Information**

<b>Device Marking</b>	Device	Package	Reel Size	Tape Width	Quantity
FDP39N20	FDP39N20	TO-220	-	-	50
FDPF39N20	FDPF39N20	TO-220F	-	-	50

# **Electrical Characteristics** $T_C = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter	Conditions	Min.	Тур.	Max	Units
Off Charac	Off Characteristics					
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage $V_{GS} = 0V$ , $I_D = 250\mu A$		200			V
ΔBV <sub>DSS</sub> / ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250μA, Referenced to 25°C		0.2		V/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 200V, V <sub>GS</sub> = 0V V <sub>DS</sub> = 160V, T <sub>C</sub> = 125°C			1 10	μA μA
I <sub>GSSF</sub>	Gate-Body Leakage Current, Forward	V <sub>GS</sub> = 30V, V <sub>DS</sub> = 0V	-		100	nA
I <sub>GSSR</sub>	Gate-Body Leakage Current, Reverse	V <sub>GS</sub> = -30V, V <sub>DS</sub> = 0V			-100	nA
On Charac	teristics	•				
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	3.0		5.0	V
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> = 10V, I <sub>D</sub> = 19.5A		0.056	0.066	Ω
9 <sub>FS</sub>	Forward Transconductance	$V_{DS} = 40V, I_D = 19.5A$ (Note 4)		28.5		S
Dynamic C	haracteristics	•				•
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 25V, V <sub>GS</sub> = 0V,		1640	2130	pF
C <sub>oss</sub>	Output Capacitance	f = 1.0MHz		400	520	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	7	-	57	85	pF
Switching	Characteristics					
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> = 100V, I <sub>D</sub> = 39A		30	70	ns
t <sub>r</sub>	Turn-On Rise Time	$R_{G} = 25\Omega$		160	330	ns
t <sub>d(off)</sub>	Turn-Off Delay Time			150	310	ns
t <sub>f</sub>	Turn-Off Fall Time	(Note 4, 5)		150	310	ns
Qg	Total Gate Charge	V <sub>DS</sub> = 160V, I <sub>D</sub> = 39A		38	49	nC
Q <sub>gs</sub>	Gate-Source Charge	V <sub>GS</sub> = 10V		11		nC
Q <sub>gd</sub>	Gate-Drain Charge	(Note 4, 5)	-	16.5		nC
Drain-Soul	ce Diode Characteristics and Maximur	n Ratings		I		1
I <sub>S</sub>	Maximum Continuous Drain-Source Diode Forward Current				39	Α
I <sub>SM</sub>	Maximum Pulsed Drain-Source Diode Forward Current				156	Α
$V_{SD}$	Drain-Source Diode Forward Voltage	V <sub>GS</sub> = 0V, I <sub>S</sub> = 39A			1.4	V
t <sub>rr</sub>	Reverse Recovery Time	V <sub>GS</sub> = 0V, I <sub>S</sub> = 39A		152		ns
Q <sub>rr</sub>	Reverse Recovery Charge	$dI_F/dt = 100A/\mu s $ (Note 4)		1.1		μС

#### NOTES

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature
- 2. L = 0.85mH,  $I_{AS}$  = 39A,  $V_{DD}$  = 50V,  $R_{G}$  = 25 $\Omega$ , Starting  $T_{J}$  = 25°C
- 3. I<sub>SD</sub>  $\leq$  39A, di/dt  $\leq$  200A/ $\mu$ s, V<sub>DD</sub>  $\leq$  BV<sub>DSS</sub>, Starting T<sub>J</sub> = 25°C
- 4. Pulse Test: Pulse width  $\leq 300 \mu s, \, \text{Duty Cycle} \leq 2\%$
- 5. Essentially Independent of Operating Temperature Typical Characteristics

# **Typical Performance Characteristics**

Figure 1. On-Region Characteristics





Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage



**Figure 5. Capacitance Characteristics** 




Figure 2. Transfer Characteristics




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperatue





Figure 6. Gate Charge Characteristics



# **Typical Performance Characteristics** (Continued)

Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-Resistance Variation vs. Temperature




Figure 9-1. Maximum Safe Operating Area - FDP39N20




Figure 9-2. Maximum Safe Operating Area - FDPF39N20





Figure 10. Maximum Drain Currentvs. Case Temperature



# **Typical Performance Characteristics (Continued)**

Figure 11-1. Transient Thermal Response Curve - FDP39N20







Figure 11-2. Transient Thermal Response Curve - FDPF39N20




### **Gate Charge Test Circuit & Waveform**




### **Resistive Switching Test Circuit & Waveforms**





### **Unclamped Inductive Switching Test Circuit & Waveforms**







### Peak Diode Recovery dv/dt Test Circuit & Waveforms














# **Mechanical Dimensions**

# TO-220








# **Mechanical Dimensions**

# TO-220F







#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx<sup>®</sup> i-Lo™ Power-SPM™ TinyBoost™  $\mathsf{PowerTrench}^{\texttt{®}}$ Across the board. Around the world.™ ImpliedDisconnect™ TinyBuck™ TinyLogic<sup>®</sup> Programmable Active Droop™ ActiveArray™ IntelliMAX™ Bottomless™ ISOPLANAR™ QFET® TINYOPTO™ MICROCOUPLER™ QS™ TinyPower™ Build it Now™ CoolFET™ MicroPak™ QT Optoelectronics™ TinyWire™  $CROSSVOLT^{\text{TM}}$ MICROWIRE™ Quiet Series™ TruTranslation™ µSerDes™ RapidConfigure™ CTL™ Motion-SPM™ **UHC®** Current Transfer Logic™ MSX™ RapidConnect™ DOME™  $MSXPro^{TM}$ ScalarPump™ UniFET™ E<sup>2</sup>CMOS™ SMART START™  $OCX^{TM}$  $VCX^{TM}$ EcoSPARK<sup>®</sup>  $\mathsf{OCXPro}^\mathsf{TM}$ SPM<sup>®</sup> Wire™ OPTOLOGIC® EnSigna™ STEALTH™ OPTOPLANAR® FACT Quiet Series™ SuperFET™ FACT<sup>®</sup> PACMAN™ SuperSOT™-3  $\mathsf{FAST}^{\mathbb{R}}$ PDP-SPM™ SuperSOT™-6 РОР™ FASTr™ SuperSOT™-8 Power220®

Power247® PowerEdge™ GlobalOptoisolator™ The Power Franchise®

U TM GTO™ PowerSaver™

HiSeC™

FPS™

FRFET®

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

SyncFET™

ТСМ™

THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS **Definition of Terms**

Datasheet Identification		Definition		
Advance Information Formative or In Design		This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.		
No Identification Needed Full Production		This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.		
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.		

Rev. I26